15346_Lecture_5_MFS_28Jan2013.pptx

... datapath; 3 instructions per cycle (superscalar); Two levels of on-chip cache; Data-parallel vector (SIMD) instructions, hyperthreading.
展开查看详情