申请试用
HOT
登录
注册
 
Tuning to the Underlying Hardware

Tuning to the Underlying Hardware

陈傲天
/
发布于
/
1761
人观看
The architectural changes introduced with multicore CPUs have triggered a redesign of main-memory join algorithms. In the last few years, two diverging views have appeared. One approach advocates careful tailoring of the algorithm to the architectural parameters (cache sizes, TLB, and memory bandwidth). The other approach argues that modern hardware is good enough at hiding cache and TLB miss latencies and, consequently, the careful tailoring can be omitted without sacrificing performance.
8 点赞
3 收藏
0下载
确认
3秒后跳转登录页面
去登陆